Jul 21, 2005 an onchip high voltage tolerant 4vdd charge pump with symmetrical architecture in a standard low voltage 1. In one embodiment, the programming voltage is generated by a charge pump circuit fabricated in accordance with a standard sub 0. Mos charge pumps for low voltage operation 593 fig. The proposed charge pump utilises the crossconnected nmos, voltage doubler, as a pumping stage. A linear high voltage charge pump for mems applications in 0. This circuit is similar to the dickson charge pump, but it uses a bootstrapped clock generator to eliminate the threshold drops across the pass transistors. Cmos voltage reference design using variablevoltage charge. References 1 ryan perigny, unku moon and gabor temes, area efficient cmos charge pump circuits, in proc. Pmosbased integrated charge pumps with extended voltage range in standard cmos technology jingqi liu university of guelph, 2012 advisor.
A new analog switch cmos charge pump circuit without. Design of modified fourphase cmos charge pumps for low. Measurements show output ripples of 400mv for frequencies around 10mhz and output load of 28pf. Background the charge pump is a dcdc converting circuit used to obtain a dc voltage higher or lower than the supply voltage or opposite in polarity to the supply voltage. Furthermore, as the ratio between the writeerase voltage and the cmos. A highefficiency cmos voltage doubler semantic scholar. A new charge pump circuit has been proposed to suppress the returnback leakage current without suffering the gateoxide overstress problem in low voltage cmos process. A charge pump is a kind of dctodc converter that uses capacitors for energetic charge storage to raise or lower voltage. However, the thick gateoxide nmos often has a high threshold voltage which somehow degraded the pumping efficiency. Savaria, high voltage charge pump using standard cmos technology. Charge pump design for highvoltage biasing applications in. The simulated output voltages of the proposed 4 stage charge pump for input voltage. Dicnson charge pump is used for producing 36v from 5v supply.
Switched positivenegative charge pump design using standard. A low voltage with high pumping efficiency charge pump for flash. Yoshihara, a charge pump circuit without overstress in low voltage cmos standard process, ieee electron devices and solidstate, pp. High voltage charge pump using standard cmos technology jeanfrancois richard1 and yvon savaria2 1 design and product foundry support department, dalsa semiconductor inc. Analog devices family of high voltage charge pumps offers the widest selection of simple and compact inductorless dctodc converter designs. A charge transferbased high performance, ultralow power. A charge pump cell is used to make a voltage doubler using improved serial switches. In proceedings of the 2nd annual ieee northeast workshop on circuits and systems, june 2004, vol. In this paper, a high voltage temperatureinsensitive charge pump is proposed. Measurements show output ripples of 400 mv for frequencies around 10 mhz and output load of 28 pf. Key method due to the nearly ideal pumping gain per stage, the design methodology to optimize power efficiency is. Highvoltage generation and drive in lowvoltage cmos technology.
In this research two different dickson charge pumps are integrated for the control of electron tunneling and hotelectron injection in a floatinggate element. The change is necessary if the charge pumps are required to generate boosted outputs of more than 10 v. Pdf design of charge pump circuit in lowvoltage cmos. Integration of high voltage chargepumps in a submicron. Owing to high voltage drop across their terminals, high voltage transistors are used to implement charge transfer function in many charge. High voltages are necessary for the programming of nonvolatile memories, and for driving electrostatic actuators and the analog switches in switchedcapacitor systems.
High voltage technology has been used to achieve the goal. The introduced circuits are fully compatible with standard low voltage cmos process and maintain longterm. Stefano gregori this thesis presents the design and implementation of pmosbased integrated charge pumps with extended voltage range and their regulation circuits in a standard process. A regulated temperatureinsensitive highvoltage charge. These high voltage cmos transistors are typically used in the inputoutput io circuitry of the integrated circuit chip. The proposed fourstage charge pump with finger capacitor can achieve 14. These charge pumps drainsubstrate junctions and gate oxides. An eightstage reconfigurable charge pump for microelectromechanical system mems electrostatic actuation was designed and fabricated in a standard 0. A 16phase 8branch charge pump with finger boost capacitor is proposed to increase the. Charge pump circuits use capacitors as energy storage devices. For higher supply voltages, such as 2 v, charge pumps described in section iii can be used. Key method due to the nearly ideal pumping gain per stage, the design methodology to optimize power efficiency is also presented.
Applications such as nonvolatile memories nvm, radio frequency identification rfid, high voltage generators, switched capacitor circuits, operational amplifiers, voltage regulators, and dcdc converters employ charge pump cp circuits as they can generate a higher output voltage from the very low supply voltage. Examples of highvoltage generation and drive circuits introduced in this dissertation include. A complete power efficiency theory is presented which fits the measurements. Onchip highvoltage charge pump circuit in standard cmos. To generate the high voltage in such circuits, charge pumps are commonly used because they are small. The output voltage of the fourstage charge pump circuit with 2. Without adopting bcd bipolar cmos dmos technology, the output voltage can be boosted over the breakdown voltage of nwellsubstrate diode using triplewell. This dissertation introduces technology and circuit methods that extend the voltage range of a standard, finelinewidth cmos process beyond its conventional breakdown limit. A novel onchip integrated high voltage hv generator is realized by our unique mems postprocessing method with the standard cmos process on a silicononinsulator soi. Charge pump design for highvoltage biasing applications. A high voltage power supply circuit is required for the ion mobility spectrometer ims to maintain a uniform electric field through out the sensing unit. Lowvoltage cmos transconductorc filter design using charge. A six stage design implemented with schottky rectifiers is used. Results have been simulated in cadence virtuoso and the results are shown in the form of input vs output voltage plot.
The main objective of the thesis is to design and implement a charge pump that can produce. Chen, onchip high voltage charge pump circuit in standard cmos processes with polysilicon diodes, asian solidstate circuits conference, 2005, pp. Pdf an integrated high voltage charge pump circuit utilising intrinsic process features is introduced. Measured waveforms of the 12stage charge pump circuit with the. May 26, 2005 this paper presents integration of high voltage charge pumps for programming analog floatinggate fg circuits in a standard 0. Dickson charge pump with an arbitrary number of stages is presented. A test chip including the proposed charge pumps and regulation circuits was fabricated in a 0. Results in this paper volatge analysis for different charge pumps has been performed. This paper proposes a low voltage, high performance charge pump circuit suitable for implementation in standard cmos technologies. A high current charge pump is presented in 27 which generates a 9v output using high voltage cmos technology. Measurements show output ripples of 400mv for frequencies around lomhz and output load of 28pf. With the new clock generator, the tenstage charge pump can efficiently pump to 9v at supply voltage of 1v. An integrated high voltage charge pump circuit utilising intrinsic process features is.
Thus charge pumps use capacitors as energy storage elements and pump the charges towards the output using switches to generate high dc voltage from the low dc voltage 2, 3. Power efficient charge pump in deep submicron standard cmos technology. Power efficient charge pump in deep submicron standard. Jun 05, 2003 power efficient charge pump in deep submicron standard cmos technology abstract. The regulation circuits are able to adjust the clock frequency to regulate the charge pump to a steady output voltage set by the reference voltage under a large range of current loads. In drams a group of with no loading current, the proposed cmos charge storage cell capacitors are connected to a bitline through pump achieves an improvement of voltage conversion ratio and it also shows that the proposed charge pump nmos switches, a charge pump can be used to generate a has an improvement on current driving capability as wordline voltage higher than the supply voltage. The reported charge pumps achieved the highest density and highest output voltages of the industry.
Lowvoltage cmos transconductorc filter design using chargepump circuit. Mos charge pumps for lowvoltage operation bioee columbia. Besides, continuous power supply reduction, low implementation cost, and. Pdf power efficient charge pump in deep submicron standard. Jan 10, 2007 in this paper, we present a charge pump circuit in standard cmos technology that is suited for low voltage operation. Pdf design of a programmable cmos chargepump for phase. Source side channel hot electron injection is very efficient, thus allowing the use of a small onchip charge pump from a single low voltage power supply. High voltage charge pump using standard cmos technology ieee. The proposed ultra high voltage charge pump circuit has been fabricated in a 0. The expressions for the output voltages prove that the pmos charge pump can provide more output current without a signi. Chargepump circuits are capable of high efficiencies, sometimes as high as 9095%, while being electrically simple circuits.
Jun 23, 2004 the reported charge pumps achieved the highest density and highest output voltages of the industry. Charge pumps are used in h bridges in high side drivers for gatedriving high side nchannel power mosfets and igbts. High voltage charge pump using standard cmos technology. The charge pump circuit reported by dickson has been widely used, for generating high voltages l.
Figure 2 from design of modified fourphase cmos charge pumps. In this work, a variableoutput high voltage charge pump has. The most common approach used in the generation of onchip high voltages are based on dicksons charge pump. Design of charge pump circuit in lowvoltage cmos process. Index terms charge pump, highvoltage generator, voltage multiplier. Our proposed charge pump uses a cross connected nmos cell as the basic element and pmos switches are employed to connect one stage to the next. When the centre of a half bridge goes low, the capacitor is charged through a diode, and this charge is used to later drive the gate of the high side fet a few volts above the source voltage so as to switch it on. The kaust high voltage charge pump has an input voltage of 6v and generates an output of up to 51v. A charge pump for use in low voltage eeproms is presented. Design topologies of a cmos charge pump circuit for low power. A cmos low voltage charge pump ieee conference publication. A lowvoltage with high pumping efficiency charge pump for flash. However, for current submicron technologies gate oxide leakage current does not follow. Cmos charge pumps consume a minimum current in stand.
Rfid is a technology, which requires radio waves to track or identify any tagged object. Improved charge pump circuits for standard cmos technologies. For low voltage operation, where the performance of the nmos is limited due to body effect, pmos are used to increase the pumping gain. Charge pumps are also widely used in the program circuits and word line drivers in an eeprom. However, a large bias voltage tens of volts can be difficult to achieve practically using standard cmos charge pump circuitry, with limitations usually centered around the pn junction breakdown. The prototype is similar to the circuit shown in fig. Pdf a cmos charge pump for low voltage operation yiannis. By using low voltage capacitors, which require less space than high voltage capacitors, this innovation reduces the overall. Power efficient charge pump in deep submicron standard cmos. However, for current submicron technologies gate oxide leakage current.
In another embodiment, the decoder circuits that access the nonvolatile memory cell use high voltage pchannel transistors to transmit the high programming voltage. Highefficiency charge pumps for lowpower onchip applications. Due to the fact that the cmos technology is continuously scaled down, some modified charge pump circuits 48 based on dickson charge pump circuit were invented to eliminate the body effect, to overcome. A test chip has been implemented in a 65nm cmos process to verify the proposed charge pump circuit with four pumping stages. Technology details high voltage charge pumps take a low voltage input and increase that voltage to a higher amount needed to power electronic devices. Without adopting bcd bipolar cmos dmos technology, the output voltage can be boosted over the breakdown voltage of nwellsubstrate diode using triplewell nmos ntype metaloxidesemiconductor transistors. Charge pumps ncp 1 using static ctss instead of using the diodes to direct the flow of charges in pumping operation, the most switches with proper onoff cycles, referred to as ctss, have been used to realize the charge pumps and show better voltage pumping gain than the diodes 9. A regulated temperatureinsensitive highvoltage charge pump.
This cmos charge pump structure can be applied in a cppll with high performance. Cp are widely used to generate voltages higher the nom inal supply range, e. Without adopting bcd bipolar cmos dmos technology, the output voltage can be boosted over the. Mos charge pumps for lowvoltage operation solidstate. Conclusion here the voltage conversion of cmos is 2 when using a high gain enhanced cmos charge pump was pmos nmos switch type the voltage conversion value is proposed to eliminate body effect and to minimize driving 1. As shown in fig 1, let consider the output of charge pump logic is at zero level and the feedback will. Figure 1 from design of modified fourphase cmos charge pumps. The use of low voltage transistors and of a simple twophase clocking scheme permits the use of higher operating frequencies compared to conventional solutions, thus obtaining high current, high efficiency, and small area. The function of charge pump circuits is to provide this higher voltage. Switched positivenegative charge pump design using standard cmos transistors. Finally, the design methodology that is based on these models is developed to.
Measurements show output ripples of 400 mv for frequencies around 10 mhz and output load of 28. The design of the power supply is achieved by using a voltage multiplier circuit. Pdf 50 v allpmos charge pumps using lowvoltage capacitors. The proposed cp has a wide current match range, a high matching precision. Several problems arising at low voltage or high frequency are developed and some optimizations are presented. Introductioncharge pump circuits are used in applications where voltages higher than the nominal power supply voltage are needed. Onchip high voltage charge pump in standard low voltage. Pdf a cmos charge pump for low voltage operation semantic. Onchip high voltage generation with cmos technologies. Design topologies of a cmos charge pump circuit for low. Owing to high voltage drop across their terminals, high voltage transistors are used to implement charge transfer function in many charge pump designs. In 5, a feedback charge pump circuit that uses crosscoupled nmos switches are used to achieve a high boost ratio.
A highefficiency and compact charge pump with charge recycling. The propose analog switch cmos charge pump shows compatible performance of the ideal diode or dickson charge pump. Onchip high voltage charge pump in standard low voltage cmos. An onchip high voltage tolerant 4vdd charge pump with symmetrical architecture in a standard low voltage 1.
In this paper, a large output power, high voltage cmos circuit for driving micro electrothermal actuators has been designed and simulated based on the amis 0. Highvoltage generation and drive in lowvoltage cmos. The charge pump circuit reported by dickson has been widely used, for generating high. The importance of capacitors is shown with plots of power efficiency versus load and stray capacitors. Onchip highvoltage charge pump with mems postprocessed. They are new charge pumps employing the dynamic ctss to increase the voltage pumping gain. Ultrahighvoltage charge pump circuit in lowvoltage bulk. Using mentor graphics, the proposed charge pump circuit is designed in 0. A standard cmos process was used in the charge pump proposed in 31 and 32, but the output voltage is limited to only 18v and 8. Pmosbased integrated charge pumps with extended voltage. Pdf onchip high voltage charge pump in standard low.
Pdf high voltage charge pump using standard cmos technology. V3 v1 vtn v1 7 a fourstage ncp1 is fabricated using standard 180nm cmos technology. Due to the nearly ideal pumping gain per stage, the design methodology to optimize power efficiency is also presented. Foundrymade charge pump elements with standard 5v transistors on an soi are isolated with deep reactive ion etching and isotropic etching. In embedded and standalone designs of nonvolatile memories, multiple charge pumps are utilised to generate both positive and negative voltages. Key features include fault protection, low quiescent current, and automatic. Micromachined gyroscopes require high voltage hv for actuation and detection to improve its precision, but the deviation of the hv caused by temperature fluctuations will degrade the sensors performance. Keywords charge pump phaselocked loop pll frequency synthesis ultralow power analog ics low supply voltage charge transfer nanoscale cmos. Introduction it is well know that the charge pumping circuit plays a. Novel cmos bulkdriven charge pump for ultra low input voltage. Compared to other designs reported in the literature, the proposed charge pump provides the highest output voltage which makes it more suitable for tuning mems devices.
1246 888 1715 1716 1366 1264 1735 3 75 967 1766 935 319 825 349 842 1787 1432 1073 554 1746 1402 173 1324